{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:16Z","timestamp":1772725516124,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342274","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"1622-1627","source":"Crossref","is-referenced-by-count":12,"title":["DFPC: A dynamic frequent pattern compression scheme in NVM-based main memory"],"prefix":"10.23919","author":[{"given":"Yuncheng","family":"Guo","sequence":"first","affiliation":[]},{"given":"Yu","family":"Hua","sequence":"additional","affiliation":[]},{"given":"Pengfei","family":"Zuo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3050440"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"ref14","article-title":"Exploiting more parallelism from write operations on pcm","author":"li","year":"2016","journal-title":"Proc DATE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377981"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830823"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.2200\/S00381ED1V01Y201109CAC018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927251"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref5","article-title":"A write-friendly hashing scheme for non-volatile memory systems","author":"zuo","year":"2017","journal-title":"Proc of MSST"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/2770287.2770300","article-title":"Compression architecture for bit-write reduction in non-volatile memory technologies","author":"dgien","year":"2014","journal-title":"Proc NanoArch"},{"key":"ref7","volume":"1500","author":"alameldeen","year":"2004","journal-title":"Frequent pattern compression A significance-based compression scheme for 12 caches"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref1","article-title":"Archshield. architectural framework for assisting dram scaling by tolerating high error rates","author":"nair","year":"2013","journal-title":"Proc ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Dresden","start":{"date-parts":[[2018,3,19]]},"end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342274.pdf?arnumber=8342274","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T22:01:57Z","timestamp":1751580117000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8342274\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342274","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}