{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:46:52Z","timestamp":1730342812875,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.23919\/date.2018.8342277","type":"proceedings-article","created":{"date-parts":[[2018,4,23]],"date-time":"2018-04-23T23:20:11Z","timestamp":1524525611000},"page":"1640-1645","source":"Crossref","is-referenced-by-count":14,"title":["Computing-in-memory with spintronics"],"prefix":"10.23919","author":[{"given":"Shubham","family":"Jain","sequence":"first","affiliation":[]},{"given":"Sachin","family":"Sapatnekar","sequence":"additional","affiliation":[]},{"given":"Jian-Ping","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"General structure for computational random access memory (cram)","year":"2015","author":"wang","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"journal-title":"Computing in memory with spin-transfer torque magnetic RAM","year":"2017","author":"jain","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2279137"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2703863"},{"key":"ref18","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc of VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744900"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2015.2457393"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.21"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.1063\/1.3499427","article-title":"Direct communication between magnetic tunnel junctions for nonvolatile logic fanout architecture","volume":"97","author":"lyle","year":"2010","journal-title":"Applied Physics Letters"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.928624"},{"key":"ref6","first-page":"432","article-title":"25.2 A 1.2 V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV","author":"lee","year":"2014","journal-title":"Proc ISSCC"},{"key":"ref29","article-title":"Efficient in-memory processing using spintronics","author":"chowdhury","year":"2017","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"journal-title":"An efficient and scalable semiconductor architecture for parallel automata processing","year":"0","author":"dlugosch","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"},{"key":"ref9","article-title":"An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM","author":"kang","year":"2014","journal-title":"Proc ICASSP"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585348"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627625"},{"year":"0","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2456510"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.07.036"},{"key":"ref25","article-title":"Improving STT-MRAM density through multibit error correction","author":"bel","year":"2014","journal-title":"Proc DATE"}],"event":{"name":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2018,3,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2018,3,23]]}},"container-title":["2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8337149\/8341968\/08342277.pdf?arnumber=8342277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:32:59Z","timestamp":1525804379000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8342277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.23919\/date.2018.8342277","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}