{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:09:08Z","timestamp":1725563348217},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714723","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"932-935","source":"Crossref","is-referenced-by-count":0,"title":["Lightweight hardware support for selective coherence in heterogeneous manycore accelerators"],"prefix":"10.23919","author":[{"given":"Alessandro","family":"Cilardo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mirko","family":"Gagliardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Scotti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2000064.2000076"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1555815.1555779"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/MICRO.2012.39"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/1080695.1069990"},{"year":"0","article-title":"The Naples Processing Unit (Naples PU)","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/1816038.1816019"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1007\/978-1-4615-3604-8_9"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISCA.2005.31"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1145\/1854273.1854331","article-title":"SWEL: Hardware cache coherence protocols to map shared data onto shared caches","author":"pugsley","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2209249.2209269"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/HPCA.2014.6835928"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2540708.2540747"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714723.pdf?arnumber=8714723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T19:48:57Z","timestamp":1559591337000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714723","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}