{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T05:08:19Z","timestamp":1772168899657,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714769","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"634-637","source":"Crossref","is-referenced-by-count":9,"title":["Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models"],"prefix":"10.23919","author":[{"given":"Lulwah","family":"Alhubail","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nader","family":"Bagherzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Spea2: Improving the strength pareto evolutionary algorithm","volume":"103","author":"zitzler","year":"2001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2299539"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.07.014"},{"key":"ref3","article-title":"Project denver processor to usher in new era of computing","author":"dally","year":"2011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-015-1505-6"},{"key":"ref5","first-page":"389","article-title":"A case for heterogeneous on-chip interconnects for CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178620"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2700238"},{"key":"ref2","article-title":"Intel’s sandy bridge microarchitecture","author":"kanter","year":"2010"},{"key":"ref1","article-title":"Amd fusion: How it started, where it’s going, and what it means","author":"winkle","year":"2012"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061171"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714769.pdf?arnumber=8714769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T04:13:57Z","timestamp":1643256837000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714769","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}