{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:34:21Z","timestamp":1758126861704,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714804","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"1685-1690","source":"Crossref","is-referenced-by-count":12,"title":["Dynamic Scheduling on Heterogeneous Multicores"],"prefix":"10.23919","author":[{"given":"Ayobami","family":"Edun","sequence":"first","affiliation":[]},{"given":"Ruben","family":"Vazquez","sequence":"additional","affiliation":[]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[]},{"given":"Greg","family":"Stitt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654085"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1851476.1851517"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2015.7351764"},{"key":"ref13","first-page":"317","article-title":"Composite cores: Pushing heterogeneity into a core","author":"lukehahr","year":"2012","journal-title":"MICRO-45"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2014.7097809"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.12"},{"journal-title":"An Application Classification Guided Cache Tuning Heuristic for Multi-core Architecture (ASP-DAC)","year":"2012","author":"rawlins","key":"ref16"},{"journal-title":"COMPAQ Western Research Lab CACTI2 0 An Integrated Cache Timing and Power Model","year":"1999","author":"reinman","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2013.6567804"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1811039.1811092"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744833"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"927","DOI":"10.1145\/1629911.1630149","article-title":"efficient program scheduling for heterogeneous multi-core processors","author":"jian chen","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.111"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/Grid.2011.18"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s00500-008-0356-2"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237019"},{"year":"2013","key":"ref5","article-title":"The Embedded Microprocessor Benchmark Consortium"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128029"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2014.12"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.28"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/1577129.1577137","article-title":"Real time power estimation and thread scheduling via performance counters","volume":"37","author":"singh","year":"2009","journal-title":"SIGARCH Comput Archit News"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2014.0091"},{"key":"ref24","article-title":"Scheduling on heterogeneous multicore processors using architectural signatures","author":"shelepov","year":"2008","journal-title":"Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531804"},{"year":"2018","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/859654.859657"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714804.pdf?arnumber=8714804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T23:49:38Z","timestamp":1559605778000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714804\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714804","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}