{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T06:20:17Z","timestamp":1761718817295},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714828","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"1006-1009","source":"Crossref","is-referenced-by-count":12,"title":["Review of Methodologies for Pre- and Post-Silicon Analog Verification in Mixed-Signal SOCs"],"prefix":"10.23919","author":[{"given":"Georges","family":"Gielen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nektar","family":"Xama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthik","family":"Ganesan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"196","article-title":"Piecewise linear modeling of nonlinear devices for formal verification of analog circuits","author":"zhang","year":"0","journal-title":"2012 Formal Methods in Computer-Aided Design (FMCAD) FMCAD"},{"key":"ref11","article-title":"Efficient generation of analog circuit models for accelerated mixed-signal simulation","author":"h","year":"2012","journal-title":"International SOC Conference"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"274","DOI":"10.23919\/DATE.2017.7926997","article-title":"BISCC: Efficient pre through post silicon validation of mixed-signal\/RF systems using built in state consistency checking","author":"deyati","year":"2017","journal-title":"2017 Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537313"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2014.2361718"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2018.2799800"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429504"},{"key":"ref17","article-title":"QED: Quick Error Detection tests for effective post-silicon validation","author":"h","year":"2010","journal-title":"ITC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834401"},{"key":"ref4","first-page":"20","article-title":"Assertion-based verification of signal processing systems with affine arithmetic","author":"radojicic","year":"2012","journal-title":"Proceeding of the 2012 Forum on Specification and Design Languages FDL"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9088-8"},{"key":"ref6","first-page":"1102","article-title":"Embedded tutorial: Analog-\/mixed-signal verification methods for AMS coverage analysis","author":"b","year":"2016","journal-title":"DATE"},{"key":"ref5","article-title":"Formal verification of mixed-signal designs using extended affine arithmetic","author":"radojicic","year":"2016","journal-title":"PrIMe"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742898"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722168"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-012-0247-9"},{"key":"ref1","first-page":"145:1","article-title":"Pre-silicon Security Verification and Validation: A Formal Perspective","year":"2015","journal-title":"DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6379019"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714828.pdf?arnumber=8714828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T01:45:16Z","timestamp":1643247916000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714828\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714828","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}