{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:44:22Z","timestamp":1751035462469},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714856","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"528-533","source":"Crossref","is-referenced-by-count":29,"title":["Design Obfuscation through Selective Post-Fabrication Transistor-Level Programming"],"prefix":"10.23919","author":[{"given":"Mustafa M.","family":"Shihab","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingxiang","family":"Tian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaurav Rajavendra","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William","family":"Swartz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Carrion Schaefer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carl","family":"Sechen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiorgos","family":"Makris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1145\/2897937.2898099","article-title":"Hybrid STT-CMOS Designs for Reverse-Engineering Prevention","author":"winograd","year":"2016","journal-title":"DAC"},{"key":"ref12","article-title":"A field programmable transistor array featuring single-cycle partial\/full dynamic reconfiguration","author":"tian","year":"2017","journal-title":"DATE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.23"},{"year":"2017","key":"ref14"},{"key":"ref15","article-title":"VPR: A New Packing, Placement and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"FPL"},{"journal-title":"The Satisfiability Problem Algorithms and Analyses","year":"2013","author":"sch\u00f6ning","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203758"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.256"},{"key":"ref8","article-title":"Mitigating SAT Attack on Logic Locking","author":"xie","year":"2016","journal-title":"Proc Cryptograph Hardware Embedded Syst Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714856.pdf?arnumber=8714856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T19:44:51Z","timestamp":1643226291000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714856\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714856","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}