{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T14:37:05Z","timestamp":1774449425163,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714869","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"1166-1171","source":"Crossref","is-referenced-by-count":29,"title":["High-performance, energy-efficient, fault-tolerant network-on-chip design using reinforcement learning"],"prefix":"10.23919","author":[{"given":"Ke","family":"Wang","sequence":"first","affiliation":[]},{"given":"Ahmed","family":"Louri","sequence":"additional","affiliation":[]},{"given":"Avinash","family":"Karanth","sequence":"additional","affiliation":[]},{"given":"Razvan","family":"Bunescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","volume":"2","author":"lin","year":"2004","journal-title":"Error Control Coding"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1982.1095643"},{"key":"ref12","volume":"1","author":"sutton","year":"1998","journal-title":"Reinforcement Learning An Introduction"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382172"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024931"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2204909"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540721"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783734"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.39"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037717"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835941"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.61"},{"key":"ref1","first-page":"684","article-title":"Route packets, not wires: On-chip intecon-nection networks","author":"dally","year":"2001","journal-title":"Proc of DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284188"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714869.pdf?arnumber=8714869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,17]],"date-time":"2019-06-17T20:31:58Z","timestamp":1560803518000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714869\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714869","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}