{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:20:20Z","timestamp":1772569220624,"version":"3.50.1"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714877","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"818-823","source":"Crossref","is-referenced-by-count":2,"title":["LAEC: Look-Ahead Error Correction Codes in Embedded Processors L1 Data Cache"],"prefix":"10.23919","author":[{"given":"Pedro","family":"Benedicte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carles","family":"Hernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref31","article-title":"Reducing soft error vulnerability of data caches","author":"vera","year":"2007","journal-title":"SELSE workshop"},{"key":"ref30","article-title":"The soclib project","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref11","author":"gaisler","year":"0"},{"key":"ref12","author":"gaisler","year":"2018","journal-title":"GR712RC Dual-Core LEON3FT SPARC V8 Processor User’s Manual"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.146"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.100"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"ref17","article-title":"CACTI 6.0: A tool to understand large caches","author":"muralimanohar","year":"2009","journal-title":"HP Tech Report HPL-2009-85"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056055"},{"key":"ref19","year":"2008","journal-title":"PowerPC 750GX Lockstep Facility Application note"},{"key":"ref28","author":"poovey","year":"2007","journal-title":"Characterization of the EEMBC Benchmark Suite"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944878"},{"key":"ref27","article-title":"Montecito error protection and mitigation","author":"mcnairy","year":"2005","journal-title":"HPCRI"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"ref6","article-title":"ARM Cortex-M7 processor","year":"0"},{"key":"ref29","article-title":"MPC8548E PowerQUICC III","year":"0"},{"key":"ref5","author":"gaisler","year":"2011","journal-title":"Quad Core LEON4 SPARC V8 Processor - LEON4 - NGMP - DRAFT - Data Sheet and Users Manual"},{"key":"ref8","article-title":"ARM expects vehicle compute performance to increase 100x in next decade","year":"2015"},{"key":"ref7","article-title":"ARM Cortex R5 technical reference manual","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377979"},{"key":"ref9","article-title":"HWP: hardware support to reconcile cache energy, complexity, performance and WCET estimates in multicore real-time systems","author":"benedicte","year":"2018","journal-title":"ECRTS"},{"key":"ref1","year":"0"},{"key":"ref20","year":"2012","journal-title":"AURIX - TriCore datasheet"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543757"},{"key":"ref21","year":"2009","journal-title":"ISO\/DIS 26262 Road Vehicles—Functional Safety"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.193"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2658988"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282498"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714877.pdf?arnumber=8714877","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T23:51:01Z","timestamp":1559605861000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714877\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714877","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}