{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:45:52Z","timestamp":1725795952633},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714883","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"402-407","source":"Crossref","is-referenced-by-count":3,"title":["Evaluating Assertion Set Completeness to Expose Hardware Trojans and Verification Blindspots"],"prefix":"10.23919","author":[{"given":"Nicole","family":"Fern","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwang-Ting","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Complete formal verification of tricore2 and other processors","author":"bormann","year":"2007","journal-title":"DVCON"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.34"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/54.936247"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2010.62"},{"key":"ref14","article-title":"Hiding hardware trojan communication channels in partially specified SoC bus functionality","author":"fern","year":"2016","journal-title":"TCAD"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858389"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457129"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837466"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203847"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BF00116251"},{"key":"ref4","first-page":"1","article-title":"IEEE standard for SystemVerilog–unified hardware design, specification, and verification language","year":"2018","journal-title":"IEEE Std 1800-2017 (Rev of IEEE Std 1800-2012)"},{"journal-title":"Assertion-Based Design","year":"2004","author":"foster","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805864"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.29"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176546"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837320"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref9","article-title":"Estimating functional coverage in bounded model checking","author":"gro\u00dfe","year":"2007","journal-title":"DATE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"article-title":"Synchronous fifo","year":"0","author":"tala","key":"ref22"},{"article-title":"PySMT: a solver-agnostic library for fast prototyping of smt-based algorithms","year":"2015","author":"gario","key":"ref21"},{"journal-title":"AMBA AXI and ACE Protocol Specification","year":"2013","key":"ref24"},{"year":"0","key":"ref23","article-title":"AMBA 4 AXI4, AXI4-Lite and AXI4-Stream Protocol Assertions BP063 Release Note (r0p1-00rel0)"},{"journal-title":"LogiCORE IP AXI Interconnect (v1 02 a)","year":"2011","key":"ref26"},{"year":"0","key":"ref25","article-title":"AXI4 BFM"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714883.pdf?arnumber=8714883","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,6]],"date-time":"2020-02-06T12:25:33Z","timestamp":1580991933000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714883\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714883","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}