{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T03:51:55Z","timestamp":1787025115983,"version":"3.56.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714946","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"854-859","source":"Crossref","is-referenced-by-count":26,"title":["Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation"],"prefix":"10.23919","author":[{"given":"Elham","family":"Cheshmikhani","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hamed","family":"Farbeh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.01.007"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244100"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2010.9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.55"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540714"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Arch News"},{"key":"ref17","first-page":"20","article-title":"Yeild, area, and energy optimization in STT-MRAMs using failure-aware ECC","volume":"13","author":"pajouhi","year":"2017","journal-title":"ACM J Emerging Tech Comput Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744908"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488324"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2016.10"},{"key":"ref3","article-title":"A-cache: Alternating cache allocation to conduct higher endurance in nvm-based caches","author":"farbeh","year":"2018","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref6","first-page":"1","article-title":"Robin: Incremental oblique interleaved ecc for reliability improvement in stt-mram caches","author":"cheshmikhani","year":"2019","journal-title":"Proc IEEE Asia South Pacific Des Automat Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530883"},{"key":"ref8","first-page":"164","article-title":"Psp-cache: A low-cost fault-tolerant cache memory architecture","author":"farbeh","year":"2014","journal-title":"Proc Des Autom and Test Eur Conf and Exhib"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2557326"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2455978"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2241088"},{"key":"ref1","first-page":"936","article-title":"An Operating System Level Data Migration Scheme in Hybrid DRAM-NVM Memory Architecture","author":"reza salkhordeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530883"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177458"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2181879"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714946.pdf?arnumber=8714946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T19:39:31Z","timestamp":1643225971000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714946","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}