{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T21:54:54Z","timestamp":1775598894018,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714949","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"692-697","source":"Crossref","is-referenced-by-count":14,"title":["Sensor-Based Approximate Adder Design for Accelerating Error-Tolerant and Deep-Learning Applications"],"prefix":"10.23919","author":[{"given":"Ning-Chi","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Szu-Ying","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai-Chiang","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1225","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE TVLSI"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref12","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Proc Int Symp Integr Circuits (ISIC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref14","first-page":"1257","article-title":"High performance reliable variable latency carry select addition","author":"du","year":"2012","journal-title":"Proc of DATE"},{"key":"ref15","first-page":"127:1","article-title":"A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision","author":"camus","year":"2016","journal-title":"Proc of DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062306"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.700720"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.795120"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375307"},{"key":"ref4","first-page":"1","article-title":"Design of voltage-scalable metafunctions for approximate computing","author":"mohapatra","year":"2011","journal-title":"Proc of DATE"},{"key":"ref3","first-page":"825","article-title":"Slack redistribution for graceful degradation under voltage overscaling","author":"kahng","year":"2010","journal-title":"Proc of ASP-DAC"},{"key":"ref6","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications","author":"shin","year":"2010","journal-title":"Proc of DATE"},{"key":"ref5","first-page":"903","article-title":"Approximate logic circuits for low overhead, non-intrusive concurrent error detection","author":"choudhury","year":"2008","journal-title":"Proc of DATE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001398"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2751163"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"484","DOI":"10.1038\/nature16961","article-title":"Mastering the game of Go with deep neural networks and tree search","volume":"529","author":"silver","year":"2016","journal-title":"Nature"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090937"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.66"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2058874"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.070"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714949.pdf?arnumber=8714949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T23:49:21Z","timestamp":1559605761000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714949\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714949","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}