{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:19:44Z","timestamp":1771467584196,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714955","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"540-545","source":"Crossref","is-referenced-by-count":53,"title":["Piercing Logic Locking Keys through Redundancy Identification"],"prefix":"10.23919","author":[{"given":"Leon","family":"Li","sequence":"first","affiliation":[]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref12","first-page":"189","article-title":"Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks","author":"xu","year":"2017","journal-title":"International Conference on Cryptographic Hardware and Embedded Systems"},{"key":"ref13","article-title":"Logic locking for secure outsourced chip fabrication: A new attack and provably secure defense mechanism","author":"massad","year":"2017","journal-title":"arXiv preprint arXiv 1703 10593"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127655"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-374364-0.50013-8"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0687"},{"key":"ref17","article-title":"Atalanta: An efficient ATPG for combinational circuits","author":"lee","year":"1993","journal-title":"Technical Report 93-12"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2006.1628506"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref9","first-page":"127","article-title":"Mitigating SAT attack on logic locking","author":"xie","year":"2016","journal-title":"International Conference on Cryptographic Hardware and Embedded Systems"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714955.pdf?arnumber=8714955","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T23:51:01Z","timestamp":1559605861000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714955\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714955","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}