{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T05:39:39Z","timestamp":1777527579396,"version":"3.51.4"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714980","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"348-353","source":"Crossref","is-referenced-by-count":25,"title":["FIXER: Flow Integrity Extensions for Embedded RISC-V"],"prefix":"10.23919","author":[{"given":"Asmit","family":"De","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aditya","family":"Basu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trent","family":"Jaeger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref31","article-title":"The Rocket Chip Generator","author":"asanovic","year":"0","journal-title":"Technical Report"},{"key":"ref30","year":"0"},{"key":"ref10","article-title":"Transparent ROP exploit mitigation using indirect branch tracing","author":"pappas","year":"2013","journal-title":"USENIX SEC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2014.23156"},{"key":"ref12","article-title":"TrustZone: Integrated hardware and software security","author":"alves","year":"2004","journal-title":"ARM White paper"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"ref14","year":"2016","journal-title":"Intel Control Flow Enforcement Technology"},{"key":"ref15","article-title":"Intel memory protection extensions (intel mpx) enabling guide","author":"ramakesavan","year":"2015"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815412"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2786763.2694383"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.30"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SEC.2008.74"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1102120.1102165"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2003.1213039"},{"key":"ref3","article-title":"PaX address space layout randomization (ASLR), 2003","year":"0","journal-title":"PaX Team"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2005.136"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2784416"},{"key":"ref5","article-title":"Microarchitectural Protection Against Stack-Based Buffer Overflow Attacks","author":"park","year":"2006","journal-title":"IEEE Micro"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203803"},{"key":"ref7","article-title":"Transparent runtime shadow stack: Protection against malicious return address modifications","author":"sinnadurai","year":"2008"},{"key":"ref2","year":"0","journal-title":"Data Execution Prevention"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2014.33"},{"key":"ref1","article-title":"StackGuard: automatic adaptive detection and prevention of buffer-overflow attacks","author":"cowan","year":"1998","journal-title":"SSYM"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744847"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037716"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3129743.3129751"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.9"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3092627.3092635"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2018.2819983"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2017.8031545"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714980.pdf?arnumber=8714980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T23:49:50Z","timestamp":1559605790000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714980\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":32,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714980","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}