{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:25:26Z","timestamp":1747895126444,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8714992","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"1040-1045","source":"Crossref","is-referenced-by-count":7,"title":["An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel"],"prefix":"10.23919","author":[{"given":"Xin","family":"Wei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changhao","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285150"},{"article-title":"Xilinx sdaccel whitepaper","year":"2014","author":"wirbel","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967011"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2017.43"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995279"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056844"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74502"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630107"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(92)90332-7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2176137"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2224346"},{"key":"ref7","first-page":"253","article-title":"Paral-lelizing a statistical capacitance extractor","author":"sawhney","year":"2004","journal-title":"VDAT"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/43.986426","article-title":"A fast hierarchical algorithm for three-dimensional capacitance extraction","volume":"21","author":"shi","year":"2002","journal-title":"IEEE Trans on CAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.97624"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.336"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08714992.pdf?arnumber=8714992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T23:49:38Z","timestamp":1559605778000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8714992\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8714992","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}