{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T11:15:53Z","timestamp":1761218153292,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715078","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"836-841","source":"Crossref","is-referenced-by-count":4,"title":["Optimizing the Energy Efficiency of Power Supply in Heterogeneous Multicore Chips with Integrated Switched-Capacitor Converters"],"prefix":"10.23919","author":[{"given":"Lu","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leilei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dejia","family":"Shang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pingqiang","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"38","article-title":"An energy-efficient graphics processor featuring fine-grain DVFS with integrated voltage regulators, execution-unit turbo, and retentive sleep in 14nm tri-gate CMOS","author":"meinerzhagen","year":"2018","journal-title":"Proceedings of the IEEE International Solid-State Circuits Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2316919"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2507361"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870402"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2530745"},{"key":"ref15","article-title":"Energy processing circuits for low-power applications","author":"ramadass","year":"2009","journal-title":"Ph D Dissertation"},{"key":"ref16","first-page":"917927","article-title":"A 0.45-1V fully-integrated distributed switched capacitor DC-DC converter with high density MIM capacitor in 22nm tri-gate CMOS","volume":"49","author":"j","year":"2014","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2280139"},{"key":"ref18","article-title":"A design methodology for switched-capacitor DC-DC converters","author":"seeman","year":"2011","journal-title":"Ph D Dissertation"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056775"},{"key":"ref3","article-title":"Intel begins shipping Xeon chips with FPGA accelerators","author":"burt","year":"2016","journal-title":"eWeek"},{"year":"0","key":"ref6","article-title":"Hisilicon Kirin 970"},{"year":"0","key":"ref5","article-title":"Apple All"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062934"},{"key":"ref7","first-page":"96","article-title":"5.1 POWER8 TM: A 12-core server-class processor in 22nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"Proceedings of the IEEE International Solid-State Circuits Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746311"},{"key":"ref9","first-page":"34","article-title":"Skylake-SP: A 14nm 28-core Xeon® processor","author":"tam","year":"2018","journal-title":"Proceedings of the IEEE International Solid-State Circuits Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2285692"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2529501"},{"key":"ref21","first-page":"327","article-title":"Analysis and optimization of CMOS switched- capacitor converters","author":"sathe","year":"2015","journal-title":"Proceedings of the ACM International Symposium on Low Power Electronics and Design"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1145\/2429384.2429435","article-title":"Optimization of on-chip switched-capacitor DC-DC converters for highperformance applications","author":"zhou","year":"2012","journal-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref23","first-page":"1269","article-title":"Flying and decoupling capacitance optimization for area-constrained on-chip switched-capacitor voltage regulators","author":"seo","year":"2017","journal-title":"Proceedings of the Design Automation & Test in Europe"},{"article-title":"CVX: Matlab software for disciplined convex programming","year":"2008","author":"grant","key":"ref25"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715078.pdf?arnumber=8715078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T01:31:44Z","timestamp":1643247104000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715078","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}