{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:18:47Z","timestamp":1755926327774},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715096","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"830-835","source":"Crossref","is-referenced-by-count":18,"title":["Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI"],"prefix":"10.23919","author":[{"given":"Sun ik","family":"Heo","sequence":"first","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]},{"given":"Minsoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Lutong","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Chutong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Circuit Application Requirements","author":"yeric","year":"2014","journal-title":"IEDM Short Course"},{"key":"ref11","article-title":"Apparatus and Method for Mitigating Dynamic IR Voltage Drop and Electromigration Affects","author":"yu","year":"2017","journal-title":"US Patent"},{"year":"0","key":"ref12","article-title":"Cadence Innovus User Guide"},{"year":"0","key":"ref13","article-title":"Cadence Voltus IC Power Integrity Solution User Guide"},{"year":"0","key":"ref14","article-title":"LEF\/DEF 5.8"},{"year":"0","key":"ref15","article-title":"Si2 OpenAccess"},{"year":"0","key":"ref16","article-title":"OpenCores: Open Source IP-Cores"},{"year":"0","key":"ref17","article-title":"OpenMP Application Program Interface, Version 4.0"},{"year":"0","key":"ref18","article-title":"Synopsys Design Compiler User Guide"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203841"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123057"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.101"},{"key":"ref8","first-page":"7:1","article-title":"MrDP: Multiple-row Detailed Placement of Heterogeneous-sized Cells for Advanced Nodes","author":"lin","year":"2016","journal-title":"Proc ICCAD"},{"key":"ref7","first-page":"1","article-title":"Exploiting Regularity: Breakthroughs in Sub-7nm Place-and-Route","author":"liebmann","year":"2017","journal-title":"Proc SPIE Design-Process-Technology Co-optimization for Manufactura-bility XI"},{"key":"ref2","article-title":"Method for Supply Voltage Drop Analysis During Placement Phase of Chip Design","author":"cohn","year":"2000","journal-title":"US Patent"},{"key":"ref1","article-title":"BEOL Interconnect Innovations for Improving Performance","author":"besser","year":"2017","journal-title":"NCCAVS Joint Users Group Technical Symposium"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203764"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715096.pdf?arnumber=8715096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T02:43:15Z","timestamp":1643164995000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715096","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}