{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:18:46Z","timestamp":1755926326949},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715100","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"source":"Crossref","is-referenced-by-count":13,"title":["HotR: Alleviating Read\/Write Interference with Hot Read Data Replication for Flash Storage"],"prefix":"10.23919","author":[{"given":"Suzhen","family":"Wu","sequence":"first","affiliation":[]},{"given":"Weiwei","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Bo","family":"Mao","sequence":"additional","affiliation":[]},{"given":"Hong","family":"Jiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Access Characteristic Guided Read and Write Cost Regulation for Performance Improvement on Flash Memory","author":"li","year":"2016","journal-title":"FAST’"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357145"},{"key":"ref12","article-title":"FIOS: A Fair, Efficient Flash I\/O Scheduler","author":"park","year":"2012","journal-title":"FAST’"},{"key":"ref13","year":"0"},{"key":"ref14","article-title":"Flash on Rails: Consistent Flash Performance through Redundancy","author":"skourtis","year":"2014","journal-title":"USENIX’"},{"key":"ref15","year":"0","journal-title":"UMass Trace Repository"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446088"},{"key":"ref17","article-title":"Reducing SSD Read Latency via NAND Flash Program and Erase Suspension","author":"wu","year":"2012","journal-title":"FAST’"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926263"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2018.00039"},{"key":"ref4","year":"0","journal-title":"Block I\/o Traces"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2755573.2755604"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3208040.3208048"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855544"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755916"},{"key":"ref1","article-title":"Design Tradeoffs for SSD Performance","author":"agrawal","year":"2008","journal-title":"USENIX ATC’08"},{"key":"ref9","article-title":"Exploring System Challenges of Ultra-Low Latency Solid State Drives","author":"koh","year":"2018","journal-title":"HotStorage’18"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3121133"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715100.pdf?arnumber=8715100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T23:50:34Z","timestamp":1559605834000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715100","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}