{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:48:15Z","timestamp":1730342895782,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715105","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"1555-1558","source":"Crossref","is-referenced-by-count":0,"title":["Thermal-Awareness in a Soft Error Tolerant Architecture"],"prefix":"10.23919","author":[{"given":"Sajjad","family":"Hussain","sequence":"first","affiliation":[]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2016.7760786"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref12","article-title":"Low-Energy Standby Sparing for Hard Real-Time Systems","author":"huang","year":"2012","journal-title":"IEEE TCAD"},{"key":"ref13","article-title":"HotSpot: A compact thermal modeling methodology for early-stage VLSI design","author":"ejlali","year":"2006","journal-title":"IEEE Transactions on VLSI Systems"},{"journal-title":"Fault Tolerant Systems","year":"2007","author":"koren","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"journal-title":"Dual-core intel xeon processor 5100 series datasheet revision 003","year":"2007","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457242"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039401"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545227"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039384"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715105.pdf?arnumber=8715105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T23:50:59Z","timestamp":1559605859000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715105","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}