{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T20:06:51Z","timestamp":1783714011202,"version":"3.55.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715155","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"710-715","source":"Crossref","is-referenced-by-count":19,"title":["Maximum-Contention Control Unit (MCCU): Resource Access Count and Contention Time Enforcement"],"prefix":"10.23919","author":[{"given":"Jordi","family":"Cardona","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carles","family":"Hernandez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Design and implementation of a time predictable processor: Evaluation with a space case study","author":"hern\u00e1ndez","year":"2017","journal-title":"ECRTS"},{"key":"ref11","article-title":"Bounding Resource Contention Interference in the Next-Generation Microprocessor (NGMP)","author":"jalle","year":"2015","journal-title":"Erts"},{"key":"ref12","article-title":"Validating a timing simulator for the NGMP multicore processor","author":"jalle","year":"2016","journal-title":"DASIA"},{"key":"ref13","article-title":"Taming non-blocking caches to improve isolation in multicore real-time systems","author":"kumar","year":"2016","journal-title":"RTAS"},{"key":"ref14","article-title":"Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems","author":"lee","year":"1997","journal-title":"Micro"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.23"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2012.27"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.20"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456952"},{"key":"ref4","author":"gaisler","year":"2011","journal-title":"Quad Core LEON4 SPARC V8 Processor - LEON4 - NGMP - DRAFT - Data Sheet and Users Manual"},{"key":"ref3","year":"2016","journal-title":"ARM Cortex A-8 Technical Reference Manual"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-60588-3_7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.146"},{"key":"ref8","article-title":"Autonomous cars: no longer just science fiction","volume":"193","author":"francis","year":"2014","journal-title":"Automotive Industries"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2380356.2380389"},{"key":"ref2","year":"2012","journal-title":"ARINC Specification 653 Avionics Application Software Standard Standard Interface Part 1 and 4 Subset Services"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455231"},{"key":"ref1","article-title":"Contention-Aware Dynamic Memory Bandwidth Isolation with Predictability in COTS Multicores: An Avionics Case Study","author":"agrawal","year":"2017","journal-title":"ECRTS"},{"key":"ref20","article-title":"T-crest: A time-predictable multi-core platform for aerospace applications","author":"schoeberl","year":"2014","journal-title":"DASIA"},{"key":"ref22","article-title":"Intel paves the road for bmw’s inext autonomous cars in 2021","author":"suleman","year":"2017"},{"key":"ref21","article-title":"SoCLib","year":"2012"},{"key":"ref24","article-title":"Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"RTAS"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.78"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925994"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715155.pdf?arnumber=8715155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T19:50:33Z","timestamp":1559591433000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715155\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715155","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}