{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,20]],"date-time":"2026-10-20T16:35:18Z","timestamp":1792514118876,"version":"4.5.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715163","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"936-939","source":"Crossref","is-referenced-by-count":66,"title":["Functional Analysis Attacks on Logic Locking"],"prefix":"10.23919","author":[{"given":"Deepak","family":"Sirone","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pramod","family":"Subramanyan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref14","article-title":"Semiconductor Industry Association: Anti-Counterfeiting Whitepaper One-Pager","year":"2013"},{"key":"ref15","article-title":"Fall Attacks Source","author":"sirone","year":"2018"},{"key":"ref16","article-title":"Functional Analysis Attacks on Logic Locking","author":"sirone","year":"2018","journal-title":"CoRR"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2013.6607015"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"ref4","article-title":"Defense Science Board Task Force on High Performance Microchip Supply","year":"2005"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref3","article-title":"Plingeling and Treengeling","author":"biere","year":"2013","journal-title":"Proc SAT Competition"},{"key":"ref6","article-title":"ABC: System for Sequential Logic Synthesis and Formal Verification","author":"mishchenko","year":"2018"},{"key":"ref5","article-title":"IHS Technology Press Release: Top 5 most counterfeited parts represent a $169 billion potential challenge for global semiconductor industry","year":"2012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1109\/MSPEC.2006.1628506","article-title":"Bogus! Electronic manufacturing and consumers confrontarisingtide ofcounterfeitelectronics","author":"pecht","year":"2006","journal-title":"IEEE Spectrum"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1997.646128"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref1","article-title":"Preventing IC Piracy Using Reconfigurable Logic Barriers","volume":"27","author":"baumgarten","year":"2010","journal-title":"IEEE Design and Test"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref21","article-title":"Anti-sat: Mitigating sat attack on logic locking","author":"xie","year":"2018","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315143"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0687"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715163.pdf?arnumber=8715163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,13]],"date-time":"2020-12-13T04:52:34Z","timestamp":1607835154000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":28,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715163","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}