{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:48:38Z","timestamp":1730342918540,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715183","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"342-347","source":"Crossref","is-referenced-by-count":7,"title":["Thermal-Aware Design and Flow for FPGA Performance Improvement"],"prefix":"10.23919","author":[{"given":"Behnam","family":"Khaleghi","sequence":"first","affiliation":[]},{"given":"Tajana Simunic","family":"Rosing","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref31","first-page":"1","article-title":"Embracing diversity: Enhanced dsp blocks for low-precision deep learning on fpgas","author":"boutros","year":"2018","journal-title":"Field Programmable Logic and Applications 2018 International Conference on"},{"journal-title":"Nangate open cell library","year":"0","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554784"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"175","DOI":"10.23919\/DATE.2017.7926978","article-title":"Optimizing temperature guardbands","author":"amrouch","year":"2017","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2016.7468125"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2018.8434855"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.48"},{"journal-title":"Intel User Guide","article-title":"Timing analyzer user guide","year":"2018","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2002.808011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.78"},{"key":"ref18","article-title":"Hotspot 6.0: Validation, acceleration and extension","author":"zhang","year":"2015","journal-title":"University of Virginia Tech Rep"},{"journal-title":"Xilinx User Guide UG210","article-title":"Xilinx power estimator user guide","year":"2013","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2636141"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927201"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2345291"},{"key":"ref29","first-page":"115","article-title":"Don’t forget the memory: Automatic block ram modelling, optimization, and architecture exploration","author":"yazdanshenas","year":"0","journal-title":"Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/bs.adcom.2018.04.002"},{"key":"ref8","first-page":"443","article-title":"Thermal characterization and optimization in platform fpgas","author":"sundararajan","year":"2006","journal-title":"Computer-Aided Design 2006 ICCAD’06 IEEE\/ACM International Conference on"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0748-5_2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378190"},{"key":"ref1","first-page":"7","article-title":"Scaling, power, and the future of cmos","author":"horowitz","year":"0","journal-title":"Electron Devices Meeting 2005 IEDM Technical Digest IEEE International"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.11"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2017.8216602"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.59"},{"journal-title":"Intel Datasheet","article-title":"Intel arria 10 device datasheet","year":"2018","key":"ref24"},{"key":"ref23","first-page":"9","article-title":"Automatic circuit design and modelling for heterogeneous fpgas","author":"yazdanshenas","year":"2017","journal-title":"International Conference on Field-Programmable Technology"},{"year":"0","key":"ref26","article-title":"Predictive technology model"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/2678373.2665678","article-title":"A reconfigurable fabric for accelerating large-scale datacenter services","volume":"42","author":"putnam","year":"2014","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715183.pdf?arnumber=8715183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T20:31:41Z","timestamp":1643229101000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715183","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}