{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:05:09Z","timestamp":1772906709820,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715185","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"1649-1654","source":"Crossref","is-referenced-by-count":41,"title":["On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis"],"prefix":"10.23919","author":[{"given":"Heinz","family":"Riener","sequence":"first","affiliation":[]},{"given":"Winston","family":"Haaswijk","sequence":"additional","affiliation":[]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]},{"given":"Mathias","family":"Soeken","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196111"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref13","first-page":"151","article-title":"A novel basis for logic optimization","author":"haaswijk","year":"2017","journal-title":"Asia and South Pacific Design Automation Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2664059"},{"key":"ref15","first-page":"830","article-title":"Busy man’s synthesis: Combinational delay optimization with SAT","author":"soeken","year":"2017","journal-title":"Design Automation and Test in Europe"},{"key":"ref16","article-title":"Practical SAT - a tutorial on applied satisfiability solving","author":"\u00e9en","year":"2007","journal-title":"FMCAD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02777-2_5"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-218X(02)00205-6"},{"key":"ref19","article-title":"The EPFL logic synthesis libraries","author":"soeken","year":"2018","journal-title":"Int’ I Workshop on Logic Synth"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1963.263531"},{"key":"ref6","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","author":"mishchenko","year":"2006","journal-title":"Int’ I Workshop on Logic Synth"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref2","author":"de micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.285741"},{"key":"ref20","article-title":"The EPFL combinational benchmark suite","author":"amar\u00f9","year":"2015","journal-title":"Int’ I Workshop on Logic Synth"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715185.pdf?arnumber=8715185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T23:50:36Z","timestamp":1559605836000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715185","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}