{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T11:19:56Z","timestamp":1764587996540},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715189","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"source":"Crossref","is-referenced-by-count":13,"title":["ACDC: An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip"],"prefix":"10.23919","author":[{"given":"Siyuan","family":"Xiao","sequence":"first","affiliation":[]},{"given":"Xiaohang","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[]},{"given":"Amit Kumar","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Terrence","family":"Mak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"14","article-title":"Approximate Wireless Networks-on-Chip","author":"ascia","year":"2018","journal-title":"Conf on Design of Circuits and Integrated Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2544375.2544393"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2630270"},{"key":"ref15","article-title":"Convergence of recognition, mining, and synthesis workloads and its implications","author":"chen","year":"2008","journal-title":"Proc of the IEEE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750371"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"key":"ref6","first-page":"666","article-title":"APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures","author":"boyapati","year":"0","journal-title":"ISCA’17"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062294"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2018.8512158"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.31"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2504899"},{"key":"ref1","first-page":"124","article-title":"Managing performance vs. accuracy trade-offs with loop perforation","author":"sidiroglou-douskos","year":"2011","journal-title":"SIGSOFT FSE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2018.8512159"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715189.pdf?arnumber=8715189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T01:45:18Z","timestamp":1643247918000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715189\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715189","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}