{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T02:43:17Z","timestamp":1784860997682,"version":"3.55.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715192","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"1273-1276","source":"Crossref","is-referenced-by-count":12,"title":["RAGra: Leveraging Monolithic 3D ReRAM for Massively-Parallel Graph Processing"],"prefix":"10.23919","author":[{"given":"Yu","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Long","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaofei","family":"Liao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pengcheng","family":"Yao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chuangyi","family":"Gui","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"SNAP Datasets: Stanford Large Network Dataset Collection","author":"leskovec","year":"0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref12","article-title":"ADC performance survey 1997-2018","author":"murmann","year":"0"},{"key":"ref13","article-title":"CACTI","year":"0"},{"key":"ref14","article-title":"GridGraph: Large-Scale Graph Processing on a Single Machine Using 2-Level Hierarchical Partitioning","author":"zhu","year":"0","journal-title":"ATC’15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243201"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00053"},{"key":"ref6","article-title":"Multi-Layer Sidewall WOx Resistive Memory Suitable for 3D ReRAM","author":"chien","year":"0","journal-title":"VLSIT’12"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941484"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2814544"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.24"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715192.pdf?arnumber=8715192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T23:50:31Z","timestamp":1559605831000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715192","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}