{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:08:25Z","timestamp":1725707305584},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715194","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"812-817","source":"Crossref","is-referenced-by-count":2,"title":["Error-Shielded Register Renaming Sub-system for a Dynamically Scheduled Out-of-Order Core"],"prefix":"10.23919","author":[{"given":"Ron","family":"Gabor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiannakis","family":"Sazeides","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arkady","family":"Bramnik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandros","family":"Andreou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karyofyllis","family":"Patsidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitris","family":"Konstantinou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630065"},{"key":"ref11","article-title":"Sim-soda: A unified framework for architectural level software reliability analysis","author":"fu","year":"2006","journal-title":"Intern Symp on Computer Architecture - Benchmarking and Simulation Workshop on Modeling"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315134"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555770"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.173","article-title":"Nostradamus: Low-cost hardware-only error detection for processor cores","author":"nathan","year":"2014","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01729-2","author":"gonzalez","year":"2011","journal-title":"Processor Microarchitecture An Implementation Approach"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.4607"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"year":"0","key":"ref3","article-title":"Random failure vs. systematic failure: Through the looking glass"},{"key":"ref6","article-title":"New reliability, availability and serviceability (ras) features in the intel xeon processor family","author":"nguyen","year":"2017","journal-title":"Tech Rep"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"journal-title":"Tech Rep","article-title":"Intel’s next generation microarchitecture code name skylake","year":"2015","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"ref2","article-title":"Shuttle computers navigate record of reliability","author":"siceloff","year":"2010","journal-title":"NASA Tech Rep"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"},{"journal-title":"Road vehicles-Functional safety (ISO 26262)","year":"2011","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269335"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937455"},{"journal-title":"NASA Tech Rep","article-title":"Mca enhancements in future intel xeon processors","year":"2013","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1353535.1346315"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715194.pdf?arnumber=8715194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,18]],"date-time":"2022-09-18T04:36:41Z","timestamp":1663475801000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715194\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":27,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715194","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}