{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T10:27:28Z","timestamp":1790418448577,"version":"4.1.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715199","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"1124-1129","source":"Crossref","is-referenced-by-count":10,"title":["High-Level Synthesis of Benevolent Trojans"],"prefix":"10.23919","author":[{"given":"Christian","family":"Pilato","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kanad","family":"Basu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammed","family":"Shayan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francesco","family":"Regazzoni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2012.6419059"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938070"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9085-y"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2016.2640622"},{"key":"ref14","article-title":"Securing hardware accelerators: a new challenge for high-level synthesis","author":"pilato","year":"2017","journal-title":"IEEE Embedded Systems Letters"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604087"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530092"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881484"},{"key":"ref18","article-title":"A survey of hardware trojan taxonomy and detection","volume":"27","author":"tehranipoor","year":"2010","journal-title":"IEEE Design & Test of Computers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050823"},{"key":"ref4","article-title":"Using 3rd party ip in asic\/soc design","author":"gupta","year":"2017"},{"key":"ref27","first-page":"1563","article-title":"Logical equivalence checking of asynchronous circuits using commercial tools","author":"saifhashemi","year":"2015","journal-title":"Proc of DATE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224313"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.945306"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2098131"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.826826"},{"key":"ref2","article-title":"Vivado design suite user guide - designing with IP (UG896)","year":"2017"},{"key":"ref9","first-page":"2645","article-title":"Intellectual property authentication by watermarking scan chain in design-for-testability flow","author":"cui","year":"2008","journal-title":"Proc Of ISCAS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1080334.1080338"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1236","DOI":"10.1109\/43.952740","article-title":"Constraint-based watermarking techniques for design IP protection","volume":"20","author":"kahng","year":"2001","journal-title":"IEEE Trans CAD Integr Circuits Syst"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1236","DOI":"10.1109\/43.952740","article-title":"Constraint-based watermarking techniques for design IP protection","volume":"20","author":"kahng","year":"2001","journal-title":"IEEE Trans CAD Integr Circuits Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2003.1213006"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645550"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2911711"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715199.pdf?arnumber=8715199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T21:44:03Z","timestamp":1643147043000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715199\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":27,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715199","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}