{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T17:56:05Z","timestamp":1759773365259},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715207","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"1331-1336","source":"Crossref","is-referenced-by-count":2,"title":["CE-Based Optimization for Real-time System Availability under Learned Soft Error Rate"],"prefix":"10.23919","author":[{"given":"Liying","family":"Li","sequence":"first","affiliation":[]},{"given":"Tongquan","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Junlong","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Mingsong","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xiaobo Sharon","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2288782"},{"year":"0","key":"ref11","article-title":"Earliest deadline first scheduling"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837485"},{"key":"ref13","first-page":"601","article-title":"CLASS: Combined logic and architectural soft error sensitivity analysis","author":"mojtaba","year":"2013","journal-title":"Asia and South Pacific Design Automation Conference (ASP-DAC)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"ref15","first-page":"297","article-title":"System-level reliability modeling for MPSoCs","author":"yun","year":"2010","journal-title":"IEEE\/ACM\/IFIP International Conference on Hardware\/software Codesign and System Synthesis (CODES+ISSS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.35"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428091"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548935"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0019"},{"key":"ref2","first-page":"217","article-title":"A detailed methodology to compute Soft Error Rates in advanced technologies","author":"marc","year":"2016","journal-title":"Design Automation & Test in Europe (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2018.2796178"},{"journal-title":"JEDEC Publication JEP122C","article-title":"Failure mechanisms and models for semiconductor devices","year":"2003","key":"ref9"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715207.pdf?arnumber=8715207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,10]],"date-time":"2019-06-10T22:03:02Z","timestamp":1560204182000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715207\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715207","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}