{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T20:06:07Z","timestamp":1770753967013,"version":"3.50.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715251","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"638-641","source":"Crossref","is-referenced-by-count":19,"title":["Deep Learning-Based Circuit Recognition Using Sparse Mapping and Level-Dependent Decaying Sum Circuit Representations"],"prefix":"10.23919","author":[{"given":"Arash","family":"Fayyazi","sequence":"first","affiliation":[]},{"given":"Soheil","family":"Shababi","sequence":"additional","affiliation":[]},{"given":"Pierluigi","family":"Nuzzo","sequence":"additional","affiliation":[]},{"given":"Shahin","family":"Nazarian","sequence":"additional","affiliation":[]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351731"},{"key":"ref11","first-page":"1","article-title":"ABC - A System for Sequential Synthesis and Verification","year":"2013"},{"key":"ref12","first-page":"1","article-title":"Understanding variable importances in forests of randomized trees","author":"louppe","year":"2013","journal-title":"Neural Information Processing Systems"},{"key":"ref13","first-page":"1157","article-title":"An Introduction to Variable and Feature Selection","volume":"3","author":"guyon","year":"2003","journal-title":"J Mach Learn Res"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"ref15","first-page":"265","article-title":"TensorFlow: A System for Large-Scale Machine Learning TensorFlow: A system for large-scale machine learning","volume":"16","author":"abadi","year":"2016","journal-title":"OSDI"},{"key":"ref16","article-title":"Yosys Open SYnthesis Suite","author":"wolf","year":"2016"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744925"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2017.8102237"},{"key":"ref19","first-page":"695","article-title":"The ISCAS ’ 85 benchmark circuits and netlist format","volume":"25","author":"bryan","year":"1985","journal-title":"North Carolina State Univ"},{"key":"ref4","first-page":"1629","article-title":"A Universal Macro Block Mapping Scheme for Arithmetic Circuits","author":"kong","year":"2015","journal-title":"IEEE DATE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581568"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2294918"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224325"},{"key":"ref8","article-title":"The CIFAR-10 Dataset","author":"krizhevsky","year":"2014"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref2","article-title":"Gate-Level Netlist Reverse Engineering Tool Set for Functionality Recovery and Malicious Logic Detection","author":"meade","year":"2016","journal-title":"Int Symp Testing and Failure Anal"},{"key":"ref1","author":"bernstein","year":"2011","journal-title":"Integrity and Reliability of Integrated Circuits (IRIS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951826"},{"key":"ref20","article-title":"The EPFL Combinational Benchmark Suite","author":"amar\u00fa","year":"2015","journal-title":"IWLS"},{"key":"ref22","article-title":"Adam: A Method for Stochastic Optimization","author":"kingma","year":"2014","journal-title":"Proc ICLR"},{"key":"ref21","article-title":"Cadence Repository for Electronic Technical Education","year":"0"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715251.pdf?arnumber=8715251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T19:50:57Z","timestamp":1559591457000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715251","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}