{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:27:10Z","timestamp":1763724430150,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715285","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T17:29:07Z","timestamp":1558027747000},"page":"174-179","source":"Crossref","is-referenced-by-count":2,"title":["Dim Sum: Light Clock Tree by Small Diameter Sum"],"prefix":"10.23919","author":[{"given":"Gengjie","family":"Chen","sequence":"first","affiliation":[]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"VLSI CAD software bookshelf Bounded-skew clock tree routing Ver 1 0","year":"0","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.41"},{"key":"ref11","first-page":"3","article-title":"Buffered steiner trees for difficult instances","volume":"21","author":"alpert","year":"2002","journal-title":"IEEE TCAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105409"},{"key":"ref13","first-page":"232","article-title":"Clock scheduling and clocktree construction for high performance asics","author":"held","year":"2003","journal-title":"Proc ICCAD"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297374"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3225209.3225215"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.845141"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF01955680"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(81)90111-3"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(85)90224-5"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.205004"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514965"},{"key":"ref3","first-page":"799","article-title":"Zero skew clock routing with minimum wirelength","volume":"39","author":"chao","year":"1992","journal-title":"IEEE TCAS II"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1137\/S0895480199352622"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217579"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165066"},{"journal-title":"On Optimal Interconnections for VLSI","year":"1994","author":"kahng","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1137\/S0895480100378367"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.238608"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293628"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114920"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/62212.62255"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-012-9717-4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-017-0284-6"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/PL00009340"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(01)00239-0"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"ref25","volume":"3","author":"knuth","year":"1997","journal-title":"The art of computer programming"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2019,3,25]]},"location":"Florence, Italy","end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715285.pdf?arnumber=8715285","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T19:49:22Z","timestamp":1559591362000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715285\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715285","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}