{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T18:41:50Z","timestamp":1772908910758,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.23919\/date.2019.8715287","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T21:29:07Z","timestamp":1558042147000},"page":"1733-1738","source":"Crossref","is-referenced-by-count":3,"title":["Four\u211a on ASIC: Breaking Speed Records for Elliptic Curve Scalar Multiplication"],"prefix":"10.23919","author":[{"given":"Hiromitsu","family":"Awano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"517","article-title":"Four? on FPGA: New Hardware Speed Records for Elliptic Curve Cryptography over Large Prime Characteristic Fields","author":"j\u00e4rvinen","year":"2016","journal-title":"Cryptographic Hardware and Embedded SystemsCHES '07"},{"key":"ref11","article-title":"Federal Information Processing Standard (FIPS) 180-4 — Secure Hash Standard (SHS)","year":"0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2004.1342464"},{"key":"ref13","first-page":"177","article-title":"Implementing Cryptographic Pairings","author":"scott","year":"2007","journal-title":"Proc Int Conf Pairing-Based Cryptography"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20465-4_5"},{"key":"ref15","first-page":"692","article-title":"A 65 nm Cryptographic Processor for High Speed Pairing Computation","volume":"23","author":"han","year":"2015","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref16","article-title":"PySchedule","year":"0"},{"key":"ref17","first-page":"341","article-title":"1.68?j\/Signature-Generation 256-bit ECDSA over GF(p) Signature Generator for IoT Devices","author":"tamura","year":"2016","journal-title":"Asian Solid-State Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E99.A.2444"},{"key":"ref19","first-page":"62","article-title":"Ultra High Performance ECC over NIST Primes on Commercial FPGAs","author":"g\u00fcneysu","year":"2008","journal-title":"Cryptographic Hardware and Embedded SystemsCHES '07"},{"key":"ref4","article-title":"Recommendation for Key Management, Part 1: General","year":"2016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref6","article-title":"IEEE 5G and Beyound Technology Roadmap White Paper — October 2017","year":"0"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"3257","DOI":"10.1109\/TVLSI.2016.2557965","article-title":"Low-Latency ECDSA Signature Verification — A Road Toward Safer Traffic","volume":"24","author":"kne\u017eevi?","year":"2016","journal-title":"IEEE Trans VLSI Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44647-8_11"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1007\/978-3-662-48797-6_10","article-title":"Four?: Four-Dimensional Decompositions on a Q-curve over the Mersenne Prime","author":"costello","year":"2015","journal-title":"Int Conf on Advances in Cryptology — ASIACRYPT"},{"key":"ref2","article-title":"ETSI TS 103 097 V1.3.1 (2017-10) — Intelligent Transport Systems (ITS); Security; Security header and certificate formats","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3141\/2058-20"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/11745853_14"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2375640"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2700834"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593234"}],"event":{"name":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Florence, Italy","start":{"date-parts":[[2019,3,25]]},"end":{"date-parts":[[2019,3,29]]}},"container-title":["2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8704855\/8714721\/08715287.pdf?arnumber=8715287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T02:03:02Z","timestamp":1560218582000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/date.2019.8715287","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}