{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:48:56Z","timestamp":1730342936208,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116194","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T19:28:37Z","timestamp":1592249317000},"page":"532-537","source":"Crossref","is-referenced-by-count":2,"title":["SPEAR: Hardware-based Implicit Rewriting for Square-root Circuit Verification"],"prefix":"10.23919","author":[{"given":"Atif","family":"Yasin","sequence":"first","affiliation":[{"name":"University of Massachusetts,Amherst,MA,USA"}]},{"given":"Tiankai","family":"Su","sequence":"additional","affiliation":[{"name":"University of Massachusetts,Amherst,MA,USA"}]},{"given":"Sebastien","family":"Pillement","sequence":"additional","affiliation":[{"name":"Univ Nantes, CNRS, IETR UMR,Nantes,France,F-44000"}]},{"given":"Maciej","family":"Ciesielski","sequence":"additional","affiliation":[{"name":"University of Massachusetts,Amherst,MA,USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763035"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240837"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2912944"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317898"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2017.8102237"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.12.004"},{"article-title":"ABC: A System for Sequential Synthesis and Verifi-cation","year":"2007","author":"mishchenko","key":"ref16"},{"key":"ref17","first-page":"512 583","volume":"19","author":"behrooz","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"journal-title":"Computer Arithmetic Algorithms","year":"2002","author":"koren","key":"ref18"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An Academic Industrial-Strength Verification Tool","author":"brayton","year":"2010","journal-title":"Proc Intl Conf on Computer-Aided Verification"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858326"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022973506233"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44659-1_21"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61474-5_62"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.21236\/ADA281028"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref2","first-page":"1","article-title":"Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gröbner Bases","author":"pruss","year":"2014","journal-title":"in DAC’14"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547898"},{"key":"ref9","first-page":"2","article-title":"*phdd: an efficient graph representation for floating point circuit verification","author":"chen","year":"1997","journal-title":"Proceedings of IEEE ICCAD 1997"},{"key":"ref20","first-page":"53","article-title":"Minisat v1. 13-a sat solver with conflict-clause minimization","volume":"2005","author":"sorensson","year":"2005","journal-title":"SAT"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116194.pdf?arnumber=9116194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T19:48:15Z","timestamp":1659469695000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116194\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116194","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}