{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:49:17Z","timestamp":1730342957934,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116202","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"1327-1330","source":"Crossref","is-referenced-by-count":0,"title":["High Density STT-MRAM compiler design, validation and characterization methodology in 28nm FDSOI technology"],"prefix":"10.23919","author":[{"given":"Piyush","family":"Jain","sequence":"first","affiliation":[]},{"given":"Akshay","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Nicolaas","family":"Van Winkelhoff","sequence":"additional","affiliation":[]},{"given":"Didier","family":"Gayraud","sequence":"additional","affiliation":[]},{"given":"Surya","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Abdelali","family":"El Amraoui","sequence":"additional","affiliation":[]},{"given":"Giorgio","family":"Palma","sequence":"additional","affiliation":[]},{"given":"Alexandra","family":"Gourio","sequence":"additional","affiliation":[]},{"given":"Laurent","family":"Vachez","sequence":"additional","affiliation":[]},{"given":"Luc","family":"Palau","sequence":"additional","affiliation":[]},{"given":"Jean-Christophe","family":"Buy","sequence":"additional","affiliation":[]},{"given":"Cyrille","family":"Dray","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"707","article-title":"Development of a deep submicrometer embedded SRAM compiler","volume":"2","author":"wu","year":"2003","journal-title":"Proc IEEE Int Conf Electronics Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351201"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2009.26"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614566"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510623"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116202.pdf?arnumber=9116202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:42:54Z","timestamp":1594680174000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":5,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116202","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}