{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,12]],"date-time":"2025-07-12T01:30:10Z","timestamp":1752283810490,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116245","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"1502-1507","source":"Crossref","is-referenced-by-count":9,"title":["Generalized Data Placement Strategies for Racetrack Memories"],"prefix":"10.23919","author":[{"given":"Asif Ali","family":"Khan","sequence":"first","affiliation":[]},{"given":"Andres","family":"Goens","sequence":"additional","affiliation":[]},{"given":"Fazal","family":"Hameed","sequence":"additional","affiliation":[]},{"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2017.130"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1610-1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304358"},{"key":"ref13","first-page":"29:1","article-title":"A sürvey of techniqües for architecting processor components üsing domain-wall memory","volume":"13","author":"mittal","year":"2016","journal-title":"J Emerg Technol Comput Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7030023"},{"key":"ref16","article-title":"SHRIMP: Efficient Instrüction Delivery with Domain Wall Memory","author":"m\u00fcltanen","year":"2019","journal-title":"Proc Intl Symp Low Power Electronics & Design ISLPED"},{"key":"ref17","first-page":"195","volume":"10","author":"parkin","year":"2015","journal-title":"Memory on the Racetrack"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3092255.3092273"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360545"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463596.2463601"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902967"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2899306"},{"key":"ref5","first-page":"5","article-title":"Optimizing Tensor Contractions for Embedded Devices with Racetrack Memory Scratchpads","author":"khan","year":"2019","journal-title":"Proc of the 20th Int Conf on Languages Compilers and Tools for Embedded Systems LCTES 2019"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3126543"},{"article-title":"ShiftsRedüce: Minimizing Shifts in Racetrack Memory 4.0","year":"2019","author":"khan","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2537400"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324558"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36579-6_21"},{"key":"ref20","first-page":"1","article-title":"Cross-layer Racetrack Memory Design for Ultra High Density and Low Power Consümption","author":"s\u00fcn","year":"2013","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref22","first-page":"417","article-title":"Mültilane Racetrack Caches: Improving Efficiency Throügh Compression and Independent Shifting","author":"x\u00fc","year":"2015","journal-title":"Asia and South Pacific Design Automation Conference"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116245.pdf?arnumber=9116245","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:42:25Z","timestamp":1594680145000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116245\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116245","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}