{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T10:04:17Z","timestamp":1725789857973},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116256","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"879-884","source":"Crossref","is-referenced-by-count":4,"title":["GPU-accelerated Time Simulation of Systems with Adaptive Voltage and Frequency Scaling"],"prefix":"10.23919","author":[{"given":"Eric","family":"Schneider","sequence":"first","affiliation":[{"name":"University of Stuttgart,Stuttgart,Germany,70569"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Stuttgart,Germany,70569"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Nangate open cell library","year":"2017","key":"ref33"},{"year":"2018","key":"ref32","article-title":"CUDA C Best Practices Guide v9.1"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-84858-7"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479150"},{"key":"ref10","first-page":"414","article-title":"Reliability Study on Technology Trends Beyond 20nm","author":"amat","year":"2013","journal-title":"Proc 20th Int’l Conf on Mixed Design of Integrated Circuits and Systems (MIXDES)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.51"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.14"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035360"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364426"},{"key":"ref18","first-page":"85","article-title":"Logical Effort Model Extension with Temperature and Voltage Variations","author":"wu","year":"2008","journal-title":"14th International Workshop on Thermal Inveatigation of ICs and Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.01.003"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2598560"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158432"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902997"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power","year":"2005","author":"srivastava","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936279"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609253"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2008.5393513"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMNC.2001.984030"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758662"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.92"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796514"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391679"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2714564"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116256.pdf?arnumber=9116256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T23:48:18Z","timestamp":1659484098000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116256\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116256","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}