{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T18:11:55Z","timestamp":1774721515518,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116261","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"550-555","source":"Crossref","is-referenced-by-count":26,"title":["Is Register Transfer Level Locking Secure?"],"prefix":"10.23919","author":[{"given":"Chandan","family":"Karfa","sequence":"first","affiliation":[{"name":"Indian Institute of Technology,Guwahati,India"}]},{"given":"Ramanuj","family":"Chouksey","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Guwahati,India"}]},{"given":"Christian","family":"Pilato","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Italy"}]},{"given":"Siddharth","family":"Garg","sequence":"additional","affiliation":[{"name":"New York University,USA"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[{"name":"New York University,USA"}]}],"member":"263","reference":[{"key":"ref30","first-page":"71","article-title":"Calcs: Smt solving for non-linear convex constraints","author":"nuzzo","year":"2010","journal-title":"Formal Methods in Computer Aided Design"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035542"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2428707"},{"key":"ref13","first-page":"556","article-title":"An EquivalenceChecking Method for Scheduling Verification in High-Level Synthesis","volume":"27","author":"karfa","year":"2008","journal-title":"IEEE TCAD"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0915"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref18","first-page":"1","article-title":"Removal attacks on logic locking and camouflaging techniques","author":"yasin","year":"2019","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref28","first-page":"209","article-title":"KLEE: Unassisted and automatic generation of high-coverage tests for complex systems programs","author":"cadar","year":"2008","journal-title":"OSDI"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_29"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/115372.115320"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697421"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"ref2","article-title":"Creating Value in the Semiconductor Industry","author":"heck","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050606"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196126"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2323976"},{"key":"ref21","first-page":"1601","article-title":"Provably-secure logic locking: From theory to practice","author":"yasin","year":"2017","journal-title":"ACM Conference on CCS"},{"key":"ref24","first-page":"97","article-title":"Smt attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the sat attacks","author":"azar","year":"2019","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715083"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2774800"},{"key":"ref25","author":"manna","year":"1974","journal-title":"Mathematical theory of computation"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2020,3,9]]},"end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116261.pdf?arnumber=9116261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T23:47:43Z","timestamp":1659484063000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116261","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}