{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T11:28:40Z","timestamp":1746271720620,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116265","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"442-447","source":"Crossref","is-referenced-by-count":12,"title":["Cache Persistence-Aware Memory Bus Contention Analysis for Multicore Systems"],"prefix":"10.23919","author":[{"given":"Syed Aftab","family":"Rashid","sequence":"first","affiliation":[]},{"given":"Geoffrey","family":"Nelissen","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"Tovar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3273905.3273924"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-005-0507-9"},{"key":"ref12","first-page":"33","article-title":"Cache-related preemption and migration delays: Empirical approximation and impact on schedulability","author":"bastoni","year":"2010","journal-title":"Proc OSPERT"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1880050.1880058"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-013-9189-x"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1811212.1811220"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.146"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9229-9"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898046"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2017.00025"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2016.25"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"ref5","article-title":"Towards compositionality in execution time analysis&#x2013;definition and challenges","author":"hahn","year":"2013","journal-title":"CRTS"},{"key":"ref8","first-page":"5","article-title":"A survey on static cache analysis for real-time systems","volume":"3","author":"lv","year":"2016","journal-title":"Lite"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.31"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-017-9285-4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.20"},{"key":"ref9","first-page":"137","article-title":"The M&#x00E4;lardalen WCET benchmarks &#x2013; past, present and future","author":"gustafsson","year":"2010"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116265.pdf?arnumber=9116265","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:43:01Z","timestamp":1594680181000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116265\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116265","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}