{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:42:38Z","timestamp":1773247358967,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116309","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"145-150","source":"Crossref","is-referenced-by-count":16,"title":["Efficient and Robust High-Level Synthesis Design Space Exploration through offline Micro-kernels Pre-characterization"],"prefix":"10.23919","author":[{"given":"Zi","family":"Wang","sequence":"first","affiliation":[]},{"given":"Jianqi","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Benjamin Carrion","family":"Schafer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203809"},{"key":"ref12","first-page":"106","article-title":"Adaptive simulated annealer for high level synthesis design space exploration","author":"schafer","year":"2009","journal-title":"VLSI-DAT"},{"key":"ref13","first-page":"65:1","article-title":"Parallel high-level synthesis design space exploration for behavioral ips of exact latencies","volume":"22","author":"carrion schafer","year":"2017","journal-title":"TODAES"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0798"},{"key":"ref15","first-page":"509","article-title":"Lattice-traversing design space exploration for high level synthesis","author":"lorenzo ferretti","year":"2018","journal-title":"ICCD"},{"key":"ref16","first-page":"918","article-title":"Adaptive Threshold Non-Pareto Elimination: Re-Thinking Machine Learning for System Level Design Space Exploration on FPGAs","author":"pingfan meng","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref17","first-page":"1","article-title":"High-level synthesis design space exploration: Past, present and future","author":"carrion schafer","year":"2019","journal-title":"IEEE TCAD"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2000.844203"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593071"},{"key":"ref4","article-title":"Exploiting loop-array dependencies to accelerate the design space exploration with high level synthesis","author":"pham","year":"2014","journal-title":"DATE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.56"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196109"},{"key":"ref5","first-page":"1","article-title":"Cluster-based heuristic for high level synthesis design space exploration","author":"ferretti","year":"2018","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref8","first-page":"119","article-title":"smart","volume":"47","author":"zuluaga","year":"2012","journal-title":"design space sampling to predict pareto-optimal solutions \" SIGPLAN Not"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488795"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035579"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2011.0115"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3126566"},{"key":"ref22","first-page":"1192","article-title":"Chstone: A benchmark program suite for practical c-based high-level synthesis","author":"hara","year":"2008","journal-title":"ISCAS"},{"key":"ref21","article-title":"S2CBench: Synthesizable SystemC Benchmark Suite for High-Level Synthesis","year":"2018"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2020,3,9]]},"end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116309.pdf?arnumber=9116309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:43:11Z","timestamp":1594680191000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116309","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}