{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:50:07Z","timestamp":1725421807246},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116313","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"1139-1144","source":"Crossref","is-referenced-by-count":1,"title":["Towards Serial-Equivalent Multi-Core Parallel Routing for FPGAs"],"prefix":"10.23919","author":[{"given":"Minghua","family":"Shen","sequence":"first","affiliation":[]},{"given":"Nong","family":"Xiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950447"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.856973"},{"key":"ref12","article-title":"VPR 7.0: Next generation architecture and CAD system for FPGAs","author":"rose","year":"2014","journal-title":"TRETS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372558"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174246"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203829"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714962"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFM.2012.10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2392104"},{"key":"ref9","article-title":"Parallel programming must be deterministic by default","author":"bocchino","year":"2009","journal-title":"HotPar"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116313.pdf?arnumber=9116313","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:43:19Z","timestamp":1594680199000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116313\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116313","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}