{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:50:04Z","timestamp":1730343004110,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116321","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"394-399","source":"Crossref","is-referenced-by-count":1,"title":["A Universal Spintronic Technology based on Multifunctional Standardized Stack"],"prefix":"10.23919","author":[{"given":"M.","family":"Tahoori","sequence":"first","affiliation":[]},{"given":"S.M.","family":"Nair","sequence":"additional","affiliation":[]},{"given":"R.","family":"Bishnoi","sequence":"additional","affiliation":[]},{"given":"L.","family":"Torres","sequence":"additional","affiliation":[]},{"given":"S.","family":"Senni","sequence":"additional","affiliation":[]},{"given":"G.","family":"Patrigeon","sequence":"additional","affiliation":[]},{"given":"P.","family":"Benoit","sequence":"additional","affiliation":[]},{"given":"G. Di","family":"Pendina","sequence":"additional","affiliation":[]},{"given":"G.","family":"Prenat","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2904197"},{"key":"ref11","first-page":"1396","article-title":"VAET-STT: Variation awareSTT-MRAM analysis and design space exploration tool","volume":"37","author":"nair","year":"2017","journal-title":"TCAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903592"},{"key":"ref14","first-page":"1","article-title":"Leveraging systematic unidirectional errordetecting codes for fast STT-MRAM cache","author":"sayed","year":"2017","journal-title":"VLSI Test Symposium (VTS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288745"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342114"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2541629"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2374291"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGArch Computer Architecture News"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2017.2712780"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3001936"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.67"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342143"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297306"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3321693"},{"year":"2017","key":"ref2","article-title":"International Roadmap for Devices and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"year":"2019","key":"ref1","article-title":"Internet of Things - number of connected devices worldwide 2015-2025"},{"key":"ref20","first-page":"49","article-title":"Ultra-fast and high-reliability SOT-MRAM: From cache replacement to normally-off computing","volume":"2","author":"prenat","year":"2015","journal-title":"TMSCS"},{"article-title":"Magpie: System-level evaluation of manycore systems with emerging memory technologies","year":"2017","author":"delobelle","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"year":"2017","key":"ref24","article-title":"Evolution of the mcu"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644875"},{"year":"2017","key":"ref25","article-title":"2017 embedded processor report: At the edge of moore’s law and iot"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116321.pdf?arnumber=9116321","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:42:47Z","timestamp":1594680167000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116321\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116321","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}