{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T20:47:39Z","timestamp":1774039659111,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116329","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"55-60","source":"Crossref","is-referenced-by-count":57,"title":["GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits"],"prefix":"10.23919","author":[{"given":"Kishor","family":"Kunal","sequence":"first","affiliation":[{"name":"University of Minnesota,Minneapolis,MN"}]},{"given":"Tonmoy","family":"Dhar","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN"}]},{"given":"Meghna","family":"Madhusudan","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN"}]},{"given":"Jitesh","family":"Poojary","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN"}]},{"given":"Arvind","family":"Sharma","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN"}]},{"given":"Wenbin","family":"Xu","sequence":"additional","affiliation":[{"name":"Texas A&#x0026;M University,College Station,TX"}]},{"given":"Steven M.","family":"Burns","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR"}]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&#x0026;M University,College Station,TX"}]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0923"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2018.8434884"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164556"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3219819.3219890"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2007.1115"},{"key":"ref16","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2004.75"},{"key":"ref18","author":"razavi","year":"2011","journal-title":"RF Microelectronics"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836338"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37894"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2376987"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323471"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379630"},{"key":"ref8","first-page":"3844","article-title":"Convolutional neural networks on graphs with fast localized spectral filtering","author":"defferrard","year":"2016","journal-title":"Proc NeurIPS"},{"key":"ref7","article-title":"Representation learning on graphs: Methods and applications","author":"hamilton","year":"2017","journal-title":"IEEE Data Eng Bull"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref9","article-title":"Semi-supervised classification with graph convolutional networks","author":"kipf","year":"2017","journal-title":"Proc ICLR"},{"key":"ref1","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.482187"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1988.20850"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el.2018.0771"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref23","author":"sapatnekar","year":"2004","journal-title":"Timing"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494269"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2020,3,9]]},"end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116329.pdf?arnumber=9116329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T23:48:23Z","timestamp":1659484103000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116329","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}