{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:12:24Z","timestamp":1725707544340},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116331","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"278-281","source":"Crossref","is-referenced-by-count":4,"title":["A Timing Uncertainty-Aware Clock Tree Topology Generation Algorithm for Single Flux Quantum Circuits"],"prefix":"10.23919","author":[{"given":"Soheil Nazar","family":"Shahsavani","sequence":"first","affiliation":[{"name":"University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,CA,USA"}]},{"given":"Bo","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,CA,USA"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[{"name":"University of Southern California,Department of Electrical and Computer Engineering,Los Angeles,CA,USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2943930"},{"key":"ref11","first-page":"573","article-title":"Clock routing for high-performance ics","author":"jackson","year":"1990","journal-title":"Design Automation Conference 1990 Proceedings 27th ACM\/IEEE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165066"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/82.204128"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.238608"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2829776"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/293625.293628"},{"year":"0","key":"ref8","article-title":"IBM ILOG CPLEX"},{"year":"0","key":"ref7","article-title":"The epfl combinational benchmark suite"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001412"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2013.2244634"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2017.2675889"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116331.pdf?arnumber=9116331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T23:48:20Z","timestamp":1659484100000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116331","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}