{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:10:59Z","timestamp":1780445459841,"version":"3.54.1"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116340","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T19:28:37Z","timestamp":1592249317000},"page":"1414-1419","source":"Crossref","is-referenced-by-count":21,"title":["Mitigating Cache-Based Side-Channel Attacks through Randomization: A Comprehensive System and Architecture Level Analysis"],"prefix":"10.23919","author":[{"given":"Han","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hossein","family":"Sayadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tinoosh","family":"Mohsenin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liang","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Setareh","family":"Rafatirad","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2018.2846742"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref15","article-title":"Partitioned cache architecture as a ?ide-channel defence mechanism","author":"page","year":"2005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715080"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465828"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"ref19","article-title":"A novel cache architecture with enhanced performance and security","author":"wang","year":"0","journal-title":"Proceedings of the 41st Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref8","article-title":"Spectre attacks: Exploiting speculative execution","author":"kocher","year":"2018"},{"key":"ref7","first-page":"64","article-title":"ia-32 architectures software developer’s manual","volume":"3b","year":"2007","journal-title":"System Programming Guide Part 2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2018.8516874"},{"key":"ref1","article-title":"Disclosure of h\/w prefetcher control on some intel processors","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250723"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"ref21","article-title":"Flush+ reload: A high resolution, low noise, l3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"USENIX Security Symposium"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2020,3,9]]},"end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116340.pdf?arnumber=9116340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T18:43:28Z","timestamp":1594665808000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116340\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116340","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}