{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:17:58Z","timestamp":1771467478312,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116345","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"1752-1757","source":"Crossref","is-referenced-by-count":3,"title":["Power, Performance, and Thermal Trade-offs in M3D-enabled Manycore Chips"],"prefix":"10.23919","author":[{"given":"Shouvik","family":"Musavvir","sequence":"first","affiliation":[{"name":"Washington State University,School of EECS,Pullman,WA,99164"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anwesha","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"Washington State University,School of EECS,Pullman,WA,99164"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan Gary","family":"Kim","sequence":"additional","affiliation":[{"name":"Colorado State University,Department of Electrical and Computer Engineering,CO,USA,80524"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dae","family":"Hyun Kim","sequence":"additional","affiliation":[{"name":"Washington State University,School of EECS,Pullman,WA,99164"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janardhan Rao","family":"Doppa","sequence":"additional","affiliation":[{"name":"Washington State University,School of EECS,Pullman,WA,99164"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Partha","family":"Pratim Pande","sequence":"additional","affiliation":[{"name":"Washington State University,School of EECS,Pullman,WA,99164"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2604288"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742085"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3357158"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2578946"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028214"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2681064"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/40.903059","article-title":"A delay model for router microarchitectures","volume":"21","author":"peh","year":"2001","journal-title":"IEEE Micro"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011229"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3041026"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523983"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047121"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.43"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3223046"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047120"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804405"},{"key":"ref9","first-page":"77","article-title":"Learning evaluation functions to improve optimization by local search","volume":"1","author":"boyan","year":"2000","journal-title":"The Journal of Machine Learning Research"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2020,3,9]]},"end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116345.pdf?arnumber=9116345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T23:48:07Z","timestamp":1659484087000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116345","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}