{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:26:35Z","timestamp":1772119595995,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116361","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T19:28:37Z","timestamp":1592249317000},"page":"1323-1326","source":"Crossref","is-referenced-by-count":13,"title":["Robust and High-Performance 12-T Interlocked SRAM for In-Memory Computing"],"prefix":"10.23919","author":[{"given":"Neelam","family":"Surana","sequence":"first","affiliation":[{"name":"Indian Institute of Technology,Department of Electrical Engineering,Gandhinagar,India,382355"}]},{"given":"Mili","family":"Lavania","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electrical Engineering,Gandhinagar,India,382355"}]},{"given":"Abhishek","family":"Barma","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electrical Engineering,Gandhinagar,India,382355"}]},{"given":"Joycee","family":"Mekie","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electrical Engineering,Gandhinagar,India,382355"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"3064","DOI":"10.1109\/TCSI.2019.2907488","article-title":"Xcel-ram: Accelerating binary neural networks in high-throughput sram compute arrays","volume":"66","author":"a a","year":"2019","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317979"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref1","author":"weste","year":"2015","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2020,3,9]]},"end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116361.pdf?arnumber=9116361","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T19:48:08Z","timestamp":1659469688000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116361\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":9,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116361","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}