{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T15:53:11Z","timestamp":1781193191813,"version":"3.54.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116380","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T19:28:37Z","timestamp":1592249317000},"page":"310-313","source":"Crossref","is-referenced-by-count":11,"title":["SOLOMON: An Automated Framework for Detecting Fault Attack Vulnerabilities in Hardware"],"prefix":"10.23919","author":[{"given":"Milind","family":"Srivastava","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Patanjali","family":"SLPSK","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Indrani","family":"Roy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chester","family":"Rebeiro","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aritra","family":"Hazra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Fully automated differential fault analysis on software implementations of block ciphers","author":"hou","year":"2019","journal-title":"IACR TCHES"},{"key":"ref3","article-title":"SAFARI: Automatic synthesis of fault-attack resistant block cipher implementations","author":"roy","year":"2019","journal-title":"IEEE TCAD"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747946"},{"key":"ref5","first-page":"181","article-title":"The 128-bit blockcipher CLEFIA","author":"shirai","year":"2007","journal-title":"IACR FSE"},{"key":"ref8","first-page":"337","article-title":"Z3: An efficient SMT solver","author":"de moura","year":"2008","journal-title":"TACAS"},{"key":"ref7","article-title":"Pyverilog: A python-based hardware design processing toolkit for verilog HDL","author":"takamaeda-yamazaki","year":"2015","journal-title":"ARC"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"242","DOI":"10.46586\/tches.v2018.i2.242-276","article-title":"ExpFault: an automated framework for exploitable fault characterization in block ciphers","author":"saha","year":"2018","journal-title":"IACR TCHES"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062340"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2020,3,9]]},"end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116380.pdf?arnumber=9116380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,3,20]],"date-time":"2021-03-20T08:36:35Z","timestamp":1616229395000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116380","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}