{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:50:31Z","timestamp":1730343031930,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116395","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"963-966","source":"Crossref","is-referenced-by-count":1,"title":["CNT-Cache: an Energy-Efficient Carbon Nanotube Cache with Adaptive Encoding"],"prefix":"10.23919","author":[{"given":"Dawen","family":"Xu","sequence":"first","affiliation":[]},{"given":"Kexin","family":"Chu","sequence":"additional","affiliation":[]},{"given":"Cheng","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Low power and metallic ent tolerant entfet sram design","author":"zhang","year":"2011","journal-title":"11th NANO"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2017.2668761"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2798667"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287700"},{"key":"ref14","article-title":"On microarchitectural modeling for enfet-based circuits","author":"li","year":"2015","journal-title":"28th ISOCC"},{"article-title":"Standard enfet model","year":"2015","author":"deng","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nature12502"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2480741.2480749"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373592"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1493-8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629995"},{"key":"ref7","article-title":"Circuit-level performance benchmarking and scalability analysis of carbon nanotube transistor circuits","volume":"8","author":"patil","year":"2008","journal-title":"IEEE TNANO"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206846"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116395.pdf?arnumber=9116395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:43:34Z","timestamp":1594680214000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116395","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}