{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:50:47Z","timestamp":1730343047987,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116459","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"744-749","source":"Crossref","is-referenced-by-count":0,"title":["Synthesis and Optimization of Multiple Portions of Circuits for ECO based on Set-Covering and QBF Formulations"],"prefix":"10.23919","author":[{"given":"Masahiro","family":"Fujita","sequence":"first","affiliation":[]},{"given":"Yusuke","family":"Kimura","sequence":"additional","affiliation":[]},{"given":"Xingming","family":"Le","sequence":"additional","affiliation":[]},{"given":"Yukio","family":"Miyasaka","sequence":"additional","affiliation":[]},{"given":"Amir Masoud","family":"Gharehbaghi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/288548.288584"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCAD.1996.569635"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ATS.2016.54"},{"key":"ref6","article-title":"Network Optimization Using Don’t-Cares and Boolean Relations","volume":"212","author":"chen","year":"1993","journal-title":"Logic Synthesis and Optimization The Kluwer International Series in Engineering and Computer Science (VLSI Computer Architecture and Digital Signal Processing)"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ISQED.2017.7918311"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ICCD.1993.393341"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An Academic Industrial-Strength Verification Tool","author":"brayton","year":"2010","journal-title":"22nd International Conference on Computer Aided Verification (CAV 2010)"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ICCAD.2013.6691203"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCAD.2017.8203868"},{"key":"ref2","first-page":"253","article-title":"Redesign and Automatic Error Correction of Combinational Circuits","author":"fujita","year":"0","journal-title":"Logic and Architecture Synthesis"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JPROC.2015.2476472"},{"key":"ref1","article-title":"Incremental synthesis","author":"brand","year":"1994","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116459.pdf?arnumber=9116459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:43:32Z","timestamp":1594680212000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116459\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116459","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}