{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:50:48Z","timestamp":1730343048927,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116471","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"933-938","source":"Crossref","is-referenced-by-count":6,"title":["Dynamic Faults based Hardware Trojan Design in STT-MRAM"],"prefix":"10.23919","author":[{"given":"Sarath Mohanachandran","family":"Nair","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Chair of Dependable Nano Computing (CDNC),Karlsruhe,Germany"}]},{"given":"Rajendra","family":"Bishnoi","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Chair of Dependable Nano Computing (CDNC),Karlsruhe,Germany"}]},{"given":"Arunkumar","family":"Vijayan","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Chair of Dependable Nano Computing (CDNC),Karlsruhe,Germany"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Chair of Dependable Nano Computing (CDNC),Karlsruhe,Germany"}]}],"member":"263","reference":[{"key":"ref10","first-page":"396","article-title":"Hardware Trojans in Emerging Non-Volatile Memories","author":"khan","year":"2019","journal-title":"DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368630"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915069"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2003.1231664"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5632-y"},{"key":"ref15","volume":"225","author":"van de goor","year":"1991","journal-title":"Testing Semiconductor Memories Theory and Practice"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.10"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2003.1231665"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889106"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662444"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537869"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340158"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.24"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624725"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547779"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MIEL.2012.6222840"},{"key":"ref22","article-title":"High resistance polysilicon resistor for integrated circuits and method of fabrication thereof","author":"su","year":"1996","journal-title":"US Patent 5 587 696"},{"article-title":"Integrated Resistors for an Advanced Node CMOS","year":"2016","author":"klibanov","key":"ref21"},{"key":"ref24","first-page":"994","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"TCAD"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2904197"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116471.pdf?arnumber=9116471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T23:48:14Z","timestamp":1659484094000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116471","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}