{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T01:11:21Z","timestamp":1773018681535,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116478","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"144-a-144-f","source":"Crossref","is-referenced-by-count":14,"title":["A RRAM-based FPGA for Energy-efficient Edge Computing"],"prefix":"10.23919","author":[{"given":"Xifan","family":"Tang","sequence":"first","affiliation":[]},{"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[]},{"given":"Patsy","family":"Cadareanu","sequence":"additional","affiliation":[]},{"given":"Ganesh","family":"Gore","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","first-page":"1","article-title":"Low Power and High Speed Bipolar Switching with a Thin Reactive Ti Buffer Layer in Robust HfO2 based RRAM","author":"lee","year":"2008","journal-title":"IEEE International Electron Devices Meeting"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref11","first-page":"94","article-title":"GMS: Generic Memristive Structure for Non-volatile FPGAs","author":"gaillardon","year":"2012","journal-title":"IEEE\/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2638542"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036675"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2528079"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref19","year":"2015","journal-title":"Stratix 10 Advance Information Brief"},{"key":"ref28","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2881109"},{"key":"ref3","author":"kuon","year":"2009","journal-title":"Quantifying and Exploring the Gap Between FPGAs and AS1Cs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765510"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2805470"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2037211"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2389260"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2017.2750180"},{"key":"ref20","year":"2015","journal-title":"Virtex-7 User Guide DS180 (V1 17)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00065"},{"key":"ref21","first-page":"135","author":"hutton","year":"2004","journal-title":"Improving FPGA Performance and Area Using an Adaptive Logic Module"},{"key":"ref24","year":"0","journal-title":"Yosys Open SYnthesis Suite"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883923"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2020,3,9]]},"end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116478.pdf?arnumber=9116478","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:42:26Z","timestamp":1594680146000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116478\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116478","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}